

UNITED STATES PATENT APPLICATION

FOR

**LATERAL DOUBLE-DIFFUSED METAL OXIDE SEMICONDUCTOR (LDMOS)
DEVICE WITH AN ENHANCED DRIFT REGION THAT
HAS AN IMPROVED $RON \cdot AREA$ PRODUCT**

Inventor(s):

Steve McCormack
Ji-hyoung Yoo

Joseph A. Sawyer, Jr.
Sawyer Law Group LLP
2465 E. Bayshore Road, Suite 406
Palo Alto, California 94303

LATERAL DOUBLE-DIFFUSED METAL OXIDE SEMICONDUCTOR (LDMOS) DEVICE WITH AN ENHANCED DRIFT REGION THAT HAS AN IMPROVED RON^* AREA PRODUCT

FIELD OF THE INVENTION

The present invention relates generally to lateral double-diffused metal oxide-semiconductors (LDMOS) transistors and more particularly to an improved LDMOS transistor having a high breakdown voltage and a low on resistance.

BACKGROUND OF THE INVENTION

Low on-resistance LDMOS transistors with high breakdown voltages are desirable for their low power loss in high voltage applications. It is well known in the art to increase breakdown voltage by increasing the distance between the drain region and the gate. However, increasing the distance between the drain region and the gate also undesirably increases the on-resistance of the LDMOS transistor.

Fig. 1 is a cross-sectional view of a conventional LDMOS transistor which serves to illustrate some of the causes of the increased on-resistance. In Fig. 1, a P substrate 10 has formed over it an N- epitaxial layer 11. On the surface of N- epitaxial layer 11 is formed an oxide layer 12, on which is formed a gate 13. In the surface of the N- epitaxial layer 11 are formed N+ drain region 14 and P body region 15. N+ source region 16 and P+ body contact region 17 are formed in P body region 15. Source contact 18 contacts both N+ source region 16 and P+ body contact region 17. Drain contact 19 contacts N+ drain region 14.

The distance between N+ drain region 14 and gate 13 directly affects both on-resistance and breakdown voltage. Since the N- epitaxial layer 11 between the N+ drain region 14 and the body region 15 (or gate 13) is only lightly doped, this layer 11 allows a relatively large

depletion region to form between the regions 14 and 15 when the MOSFET is off, thus preventing a breakdown of the silicon between the regions 14 and 15. However, the N-epitaxial layer 11 presents a high resistance between the channel region and the drain region 14 when the MOSFET is turned on. Therefore, in the conventional LDMOS transistor, high
5 breakdown voltage leads to high on-resistance.

U.S. Patent No. 6,222,233, entitled "Lateral RF MOS Device with Improved Drain Structure," discusses a lateral DMOS with an enhanced drift region. Referring to Figure 2, there is an enhanced drift region (under region 416) which just touches the DMOS body (422) of the LDMOS device. This device concept improves upon the limitations of the
10 conventional device by removing a significant portion of the resistance of the underlying epi region. However, this device still has a higher $R_{\text{dson}} \cdot \text{area}$ product than desired, since the effective channel length is set by the depth and concentration of the body region (422).

U.S. Patent No. 6,399,468, entitled "Semiconductor Device and Method of Manufacturing the Same," discusses an LDMOS device. Referring to Figure 3 showing an
15 LDMOS device, there is a region (106) which overlaps the DMOS body (105). This region is separate from the enhanced drift region (104). Since this region (106) is shallow and lightly doped, it is completely depleted during operation, and does not impact the effective channel length.

What is needed is a novel LDMOS transistor which has a low on-resistance while
20 exhibiting a high breakdown voltage.

SUMMARY OF THE INVENTION

A lateral double-diffused metal oxide semiconductor (LDMOS) device is disclosed. The LDMOS device comprises a gate region and a body region under the gate region. The

LDMOS device includes an enhanced drift region under the gate region. The enhanced drift region is designed to purposely overlap the body region, thereby setting the effective channel length of the LDMOS device.

By designing the LDMOS device such that the enhanced drift region overlaps and compensates the lateral tail of the body region of the LDMOS transistor, the R_{on} area product is reduced. Accordingly, the on-resistance is significantly reduced while minimally affecting the breakdown voltage of the device.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a cross-sectional view of a conventional LDMOS transistor.

Figure 2 illustrates a conventional LDMOS with an enhanced drift region.

Figure 3 illustrates another conventional LDMOS device.

Figure 4 illustrates the various regions and layers of a first embodiment of a LDMOS transistor in accordance with the present invention.

Figures 5-7 illustrate various embodiments of a LDMOS transistor in accordance with the present invention.

DETAILED DESCRIPTION

The present invention relates generally to lateral double-diffused metal oxide-semiconductors (LDMOS) transistors and more particularly to an improved LDMOS transistor having a high breakdown voltage and a low on resistance. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to

the preferred embodiment and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiment shown but is to be accorded the widest scope consistent with the principles and features described herein.

5 U.S. Patent No. 5,517,046, issued to the assignee of the present application, discloses an LDMOS transistor which incorporates an enhanced drift region. In one embodiment, the transistor is formed in an N- epitaxial layer with a polysilicon gate, N+ source and drain regions, P body region, P+ body contact region, and an N enhanced drift region. The N enhanced drift region extends between the N+ drain region and the gate. The N enhanced drift
10 region significantly lowers the on-resistance of the transistor, but surprisingly only slightly decreases the breakdown voltage, depending on the N enhanced drift region dose.

Although the above-identified LDMOS transistor operates effectively in many environments, it is still desirable to further reduce the on-resistance and to provide a lower Ron* area product. A system and method in accordance with the present invention
15 accomplishes this by reducing the channel gate length such that the enhanced drift region purposely overlaps the P- body. In so doing, an improved LDMOS transistor is provided. For a more detailed explanation of the features of the present invention refer now to the following description in conjunction with the accompanying drawings.

Fig. 4 illustrates the various regions and layers of an embodiment of a transistor in
20 accordance with the present invention. The starting substrate in one embodiment is a P-type silicon substrate 20 having a resistivity of approximately 6 ohms-cm. An N- epitaxial layer 22 approximately 7.5 microns thick is then grown on the surface of the substrate 20 using conventional techniques. In one embodiment, the resistivity of epitaxial layer 22 is

approximately 3.0 ohms-cm. Instead of forming the transistor in an N- epitaxial layer, the transistor may instead be formed in an N-well formed in the P-type substrate 20.

In an alternative embodiment, the substrate 20 may be an N-type silicon substrate. In this alternative embodiment, an epitaxial layer may be eliminated and the transistors may be built directly in the substrate. In all embodiments described herein, the conductivity types may be reversed.

If desired, an N+ buried layer 23 may be formed at the interface of the N- epitaxial layer 22 and substrate 20, using well known techniques, to reduce the beta of any parasitic PNP bipolar transistor formed. A thin (e.g., 500 Angstroms) layer of gate oxide is then grown on the surface of the N- epitaxial layer 22. A layer of polysilicon is then deposited on the surface of the gate oxide 24 to a thickness of approximately 4,000 Angstroms and then defined using conventional photolithographic and etching techniques to produce the polysilicon gate 26. The polysilicon may be pre-doped or doped in a later doping step to be made conductive. In the preferred embodiment, the polysilicon is doped heavily N-type.

Boron ions are then implanted to form the P- type body 29. Drive-in of these ions may be performed next or in conjunction with later diffusion steps. In one embodiment, body 29 has an impurity concentration on the order of 1×10^{18} ions/cm³ and a depth of approximately 2.0um, but this concentration and depth can vary considerably depending on the desired characteristics of the transistor. A P+ body contact 28 is then formed in the body 29 using ion implantation.

An N enhanced drift region 31 is then formed. The enhanced drift region 31 is engineered so that it purposely overlaps the lateral tail of the P-type body (layer). By making the poly gate length short enough that the enhanced drift region (layer 31) compensates the

lateral tail of the P-type body (layer 29), one gets the very considerable advantage of much lower $R_{on} \cdot \text{Area}$ product (smaller device size factor).

The N enhanced drift region 31 substantially reduces on-resistance but does not significantly decrease the breakdown voltage. In one embodiment to form region 31, phosphorus ions are implanted, self-aligned with gate 26, at an energy of 70 KeV and a dosage of $1-5 \times 10^{13}/\text{cm}^2$, depending on the desired tradeoff between breakdown voltage and resistance. The dosage may even be as low as 1×10^{12} for advantageous results to occur. The phosphorus ions are then driven in for 60 minutes at 1050°C in a nitrogen atmosphere. The resulting depth of region 31 will be about 1.0 microns, and the surface concentration will be about 8×10^{17} ions/ cm^3 . The sheet resistance of the resulting region 31 is about 900 ohms/square. Increasing the phosphorus concentration will lower the on-resistance.

An arsenic implantation process is then used to form the N^+ source region 32 and N^+ drain region 34. Metal source contact 37 and drain contact 38 are then formed by conventional techniques. Prior to the formation of the metal contacts, to optionally reduce the resistivity at the surface of the source region 32 and drain region 34, a layer of oxide (or other suitable material) may be deposited or grown over the surface of the wafer and then etched back to expose the surface of the source 32 and drain 34 regions while leaving a narrow oxide portion remaining around the gate 26 edges.

In another configuration, the N^+ drain region 34 may be formed within the N enhanced drift region 31, as shown in Fig. 5, if region 31 is made deeper. Furthermore, the gate oxide 24 under the drain side of gate 26 may include a field oxide region 33 (Figs. 6 and 7) to reduce the Miller capacitance of the transistor and increase the breakdown voltage between the gate 26 and drain region 34.

While it is certainly advantageous to implant the enhanced drift region and the P-body self aligned to the polysilicon gate 26, it is not necessary. In one embodiment a relatively deep n region 31 is masked and implanted, followed by the P body 29 being masked and implanted. Then both the enhanced N region and the P- body can be driven simultaneously. The enhanced drift region would not be self aligned to the p- body, but would still provide the advantage of a reduced $r_{ds(on)} \times \text{area}$ product. By choosing the depth and separation of the n drift 31 and P body 29, one can optimize the $r_{ds(on)} \times \text{area}$ product and breakdown voltage. This non self aligned drift region and P-body scheme can be easily incorporated with a field oxide region 33 (Fig. 7), and is compatible with conventional processing techniques.

The N-channel DMOS transistors shown in Figs. 4-7 can be made P-channel devices by changing the conductivity types of the substrate, epitaxial layer, and other regions. Additionally, a P-channel DMOS device may be formed in a P-well, where the P-well is formed within the N⁺ epitaxial layer 22 or within an N⁺ substrate. Conventional techniques may be used to form all regions, with the parameters of the various regions being adjusted for the intended application of the transistor.

In tests performed on transistors incorporating the N enhanced drift region 31, the $R_{on} \times \text{Area}$ product (ohm-mils²) was approximately 40 for a V_{GS} of 12 volts. The breakdown voltage of the device began at 25 volts. Devices having a breakdown voltage of 50 volts have also been built and tested with surprisingly good $R_{on} \times \text{Area}$ results. Generally, allowing the n-drift region to overlap the DMOS body, results in a 30-50% improvement in $R_{on} \times \text{Area}$ product.

The breakdown voltage of the device is dependent upon the spacing between the drain and the gate and the total charge in the drift region. For a 100 cell device having an area of

approximately 50,000 microns², a drift region dosage of 1.4E13 ions/cm², and an N+ drain-to-gate separation of 1.5 microns, the R_{on} (V_{GS}=12 volts) was 0.5 ohms and the breakdown voltage was 25 volts. A larger N+ drain-to-gate separation did not significantly increase the breakdown voltage.

5 Although the present invention has been described in accordance with the embodiments shown, one of ordinary skill in the art will readily recognize that there could be variations to the embodiments and those variations would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.